


Docket No. 246065US2S



**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

IN RE APPLICATION OF: Kentaro NAKAJIMA et al.

SERIAL NO: 10/722,514

GAU:

FILED: November 28, 2003

EXAMINER:

FOR: MAGNETIC MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME

**INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR 1.97**

COMMISSIONER FOR PATENTS  
ALEXANDRIA, VIRGINIA 22313

SIR:

Applicant(s) wish to disclose the following information.

**REFERENCES**

- ☐ The applicant(s) wish to make of record the references listed on the attached form PTO-1449. Copies of the listed references are attached, where required, as are either statements of relevancy or any readily available English translations of pertinent portions of any non-English language references.
- ☐ A check or credit card payment form is attached in the amount required under 37 CFR §1.17(p).

**RELATED CASES**

- ☒ Attached is a list of applicant's pending application(s) which may be related to the present application. A copy of the claims and drawings of the pending application(s) is attached.
- ☐ A check or credit card payment form is attached in the amount required under 37 CFR §1.17(p).

**CERTIFICATION**


- ☐ Each item of information contained in this information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this statement.
- ☐ No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the undersigned, having made reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this statement.

**DEPOSIT ACCOUNT**

- ☒ Please charge any additional fees for the papers being filed herewith and for which no check or credit card payment is enclosed herewith, or credit any overpayment to deposit account number 15-0030. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, P.C.

  
Eckhard H. Kuesters

Registration No. 28,870

Joseph A. Scafetta, Jr.  
Registration No. 26, 803

Customer Number

**22850**

Tel. (703) 413-3000  
Fax. (703) 413-2220  
(OSMMN 05/03)



**LIST OF RELATED CASES**

<u>Docket Number</u>	<u>Serial or Patent Number</u>	<u>Filing or Issue Date</u>	<u>Inventor/ Applicant</u>
240063US2	10/615,920	07/10/03	HOSOTANI et al.
246065US2S*	10/722,514	11/28/03	NAKAJIMA et al.

\*Present Application; listed for information

EHK/akh

I:\EM\EMREL\245s\246s\246065US LIST.DOC

What is claimed is:

1. A magnetic memory device comprising:
  - a semiconductor substrate;
  - 5 a transistor formed above said semiconductor substrate;
  - a tunnel magneto-resistive element formed above an interlayer dielectric film covering said transistor of said semiconductor substrate;
  - a first wiring line buried in said interlayer
  - 10 dielectric film and connected to a source/drain diffusion layer of said transistor;
  - a second wiring line buried under said tunnel magneto-resistive element while overlying said first wiring line in said interlayer dielectric film, to provide a current
  - 15 magnetic field to said tunnel magneto-resistive element during writing; and
  - a third wiring line connected to an upper surface of said tunnel magneto-resistive element and provided to cross said second wiring line, to provide a current magnetic field
  - 20 to said tunnel magneto-resistive element during writing and also to cause a cell current to flow during reading,
  - wherein said second wiring line is formed and patterned so that its both edges are placed outside the pattern of said tunnel magneto-resistive element.
- 25 2. The device according to claim 1, wherein said first wiring line is formed by patterning so that its both edges are placed outside of the pattern of said tunnel magneto-resistive element.
- 30 3. The device according to claim 2, wherein a gate wiring line of said transistor is patterned to pass through a region immediately beneath said tunnel magneto-resistive element while having a width greater than that of said
- 35 tunnel magneto-resistive element.

FOR INFORMATION  
DISCLOSURE  
PURPOSES ONLY

Related Pending Application

Related Case Serial No: 101615, 920

Related Case Filing Date: 07-10-03

4. The device according to claim 2, wherein a gate wiring line of said transistor is patterned to extend outside of a region immediately beneath said tunnel magneto-resistive element.

5

5. The device according to claim 2, wherein the first and second wiring lines are formed by patterning to pass through a region immediately beneath said tunnel magneto-resistive element while having a width greater than that of said tunnel magneto-resistive element.

10

6. The device according to claim 3, wherein a gate wiring line of said transistor is patterned to pass through a region immediately beneath said tunnel magneto-resistive element while having a width greater than that of said tunnel magneto-resistive element.

15

7. The device according to claim 3, wherein a gate wiring line of said transistor is patterned to extend outside of a region immediately beneath said tunnel magneto-resistive element.

20

8. A magnetic memory device comprising:  
a semiconductor substrate;  
25 a transistor formed above said semiconductor substrate;  
a tunnel magneto-resistive element formed above an interlayer dielectric film covering said transistor of said semiconductor substrate;  
a first wiring line buried in said interlayer dielectric film and connected to a source/drain diffusion layer of said transistor;  
30 a second wiring line buried under said tunnel magneto-resistive element while overlying said first wiring line in said interlayer dielectric film, to provide a current  
35 magnetic field to said tunnel magneto-resistive element during writing; and


a third wiring line connected to an upper surface of said tunnel magneto-resistive element and provided to cross said second wiring line, to provide a current magnetic field to said tunnel magneto-resistive element during writing and  
5 to cause a cell current to flow during reading, wherein  
all of element regions including all wiring lines including the first and second wiring lines formed under said tunnel magneto-resistive element above said semiconductor substrate, a gate wiring line of said  
10 transistor, more than one wiring contact and the source/drain diffusion layer are formed by patterning so that edges thereof are placed outside of a region immediately underlying said tunnel magneto-resistive element.

## ABSTRACT OF THE DISCLOSURE

A magnetic memory device capable of achieving high reliability and superior operation characteristics of tunneling magneto-resistive (TMR) elements is provided. This magnetic memory device includes a semiconductor substrate, a transistor which is formed above the semiconductor substrate, and a TMR element which is formed on or above an interlayer dielectric film that covers the transistor of the substrate. The device also includes a first wiring line which is buried in the interlayer dielectric film and connected to a source/drain diffusion layer of the transistor, a second wiring line which is buried under the TMR element while overlying the first wiring line within the interlayer dielectric film and which is used to apply a current-created magnetic field to the TMR element during writing, and a third wiring line connected to an upper surface of the TMR element and provided to cross the second wiring line. The third wiring line is for applying a current magnetic field to the TMR element during writing and also for causing a cell current to flow during reading. The second wiring line is formed by patterning techniques so that its both edges are placed outside of a pattern of the TMR element.

1/9

FIG. 1




2/9


[illegible]



3/9


FIG. 3





5/9

FIG. 5



6/9

FIG. 6A






FIG. 6B



7/9

FIG. 7



8/9

A cross-sectional view of a semiconductor device. The device consists of a stack of layers. From top to bottom, there are four layers labeled 30 and one bottom layer labeled 20. A word line (W-WL) is formed in the second layer 30, labeled 41a. Read lines (R-WL) are formed in the fourth layer 30, labeled 22. The device includes regions 31a, 31b, 32a, 32b, and 41a. The substrate 20 has regions n and p. The device is shown between contacts I and I'.

[illegible]

9/9

FIG. 9

(PRIOR ART)




FIG. 10

(PRIOR ART)

